|
[PATCH] MdePkg/BasePrintLib: Add %z specifier
%z is used in standard C99 as the printf specifier for size_t types. Add support for it so we can portably print UINTN. Cc: Michael D Kinney <michael.d.kinney@...> Cc: Liming Gao <gaoliming@...> Cc: Z
%z is used in standard C99 as the printf specifier for size_t types. Add support for it so we can portably print UINTN. Cc: Michael D Kinney <michael.d.kinney@...> Cc: Liming Gao <gaoliming@...> Cc: Z
|
By
Pedro Falcato
·
|
|
[PATCH v1 1/1] UefiCpuPkg: Coding style bug fix 3 messages
Local variable name overlaped with function name. Variable name has been updated to remove name duplication. Cc: Eric Dong <eric.dong@...> Cc: Ray Ni <ray.ni@...> Cc: Rahul Kumar <rahul1.kumar@...> Si
Local variable name overlaped with function name. Variable name has been updated to remove name duplication. Cc: Eric Dong <eric.dong@...> Cc: Ray Ni <ray.ni@...> Cc: Rahul Kumar <rahul1.kumar@...> Si
|
By
Paweł Poławski
·
|
|
Now: Tools, CI, Code base construction meeting series - 07/04/2022
#cal-notice
Tools, CI, Code base construction meeting series When: 07/04/2022 4:30pm to 5:30pm (UTC-07:00) America/Los Angeles Where: https://github.com/tianocore/edk2/discussions/2614 View Event Description: Tia
Tools, CI, Code base construction meeting series When: 07/04/2022 4:30pm to 5:30pm (UTC-07:00) America/Los Angeles Where: https://github.com/tianocore/edk2/discussions/2614 View Event Description: Tia
|
By
Group Notification
·
|
|
[edk2-platforms][PATCH 0/2] Platform/Sgi: Update serial port usage 2 messages
Patch 433b5b1b0f7f ("Platform/Sgi: Route logs to different sets of consoles") setup the routing of console messages to a different set of UART ports. Following up with this change, this patch series u
Patch 433b5b1b0f7f ("Platform/Sgi: Route logs to different sets of consoles") setup the routing of console messages to a different set of UART ports. Following up with this change, this patch series u
|
By
Rohit Mathew
·
|
|
[PATCH] UefiPayloadPkg: Hook up PCIE_BASE build option 2 messages
Hook up PCIE_BASE to PcdPciExpressBaseAddress Cc: Guo Dong <guo.dong@...> Cc: Ray Ni <ray.ni@...> Cc: Maurice Ma <maurice.ma@...> Cc: Benjamin You <benjamin.you@...> Signed-off-by: Sean Rhodes <sean@.
Hook up PCIE_BASE to PcdPciExpressBaseAddress Cc: Guo Dong <guo.dong@...> Cc: Ray Ni <ray.ni@...> Cc: Maurice Ma <maurice.ma@...> Cc: Benjamin You <benjamin.you@...> Signed-off-by: Sean Rhodes <sean@.
|
By
Sean Rhodes
·
|
|
[PATCH 1/3] UefiPayloadPkg: Allow full screen setup mode
Set PCDs ConOutRow, ConOutColumn, SetupConOutRow and SetupConOutColumn to 0 to allow front page to full the screen. Cc: Guo Dong <guo.dong@...> Cc: Ray Ni <ray.ni@...> Cc: Maurice Ma <maurice.ma@...>
Set PCDs ConOutRow, ConOutColumn, SetupConOutRow and SetupConOutColumn to 0 to allow front page to full the screen. Cc: Guo Dong <guo.dong@...> Cc: Ray Ni <ray.ni@...> Cc: Maurice Ma <maurice.ma@...>
|
By
Sean Rhodes
·
|
|
[PATCH 3/3] UefiPayloadPkg/PlatformBootManagerLib: Correct spacing in boot prompt
Cc: Guo Dong <guo.dong@...> Cc: Ray Ni <ray.ni@...> Cc: Maurice Ma <maurice.ma@...> Cc: Benjamin You <benjamin.you@...> Signed-off-by: Sean Rhodes <sean@...> --- .../Library/PlatformBootManagerLib/Pla
Cc: Guo Dong <guo.dong@...> Cc: Ray Ni <ray.ni@...> Cc: Maurice Ma <maurice.ma@...> Cc: Benjamin You <benjamin.you@...> Signed-off-by: Sean Rhodes <sean@...> --- .../Library/PlatformBootManagerLib/Pla
|
By
Sean Rhodes
·
|
|
[PATCH 2/3] UefiPayloadPkg/PlatformBootManagerLib: Evenly space boot prompt
Add 4 spaces before the boot prompt "F2 or Down..." so that the spacing is equadistant from the top, which is spaced with a `\n`, and the left. Cc: Guo Dong <guo.dong@...> Cc: Ray Ni <ray.ni@...> Cc:
Add 4 spaces before the boot prompt "F2 or Down..." so that the spacing is equadistant from the top, which is spaced with a `\n`, and the left. Cc: Guo Dong <guo.dong@...> Cc: Ray Ni <ray.ni@...> Cc:
|
By
Sean Rhodes
·
|
|
How to get FrontPage to fill screen 3 messages
Hi Would anyone have any suggestions on getting the Front Page to fill the screen? As far as I can see, configuring the below PCDs should allow it to fill the screen - which is being correctly detecte
Hi Would anyone have any suggestions on getting the Front Page to fill the screen? As far as I can see, configuring the below PCDs should allow it to fill the screen - which is being correctly detecte
|
By
Sean Rhodes
·
|
|
[PATCH 7/7] ArmVirtPkg/ArmVirtQemu: enable initial ID map at early boot
Now that we have all the pieces in place, switch the AArch64 version of ArmVirtQemu to a mode where the first thing it does out of reset is enable a preliminary ID map that covers the NOR flash and su
Now that we have all the pieces in place, switch the AArch64 version of ArmVirtQemu to a mode where the first thing it does out of reset is enable a preliminary ID map that covers the NOR flash and su
|
By
Ard Biesheuvel
·
|
|
[PATCH 6/7] ArmVirtPkg/ArmVirtQemu: use first 128 MiB as permanent PEI memory
In order to allow booting with the MMU and caches enabled really early, we need to ensure that the code that populates the page tables can access those page tables with the statically defined ID map a
In order to allow booting with the MMU and caches enabled really early, we need to ensure that the code that populates the page tables can access those page tables with the statically defined ID map a
|
By
Ard Biesheuvel
·
|
|
[PATCH 5/7] ArmVirtPkg/ArmVirtQemu: implement ArmPlatformLib with static ID map
To substantially reduce the amount of processing that takes place with the MMU and caches off, implemnt a version of ArmPlatformLib specific for QEMU/mach-virt in AArch64 mode that carries a staticall
To substantially reduce the amount of processing that takes place with the MMU and caches off, implemnt a version of ArmPlatformLib specific for QEMU/mach-virt in AArch64 mode that carries a staticall
|
By
Ard Biesheuvel
·
|
|
[PATCH 3/7] ArmPkg/ArmMmuLib: permit initial configuration with MMU enabled
Permit the use of this library with the MMU and caches already enabled. This removes the need for any cache maintenance for coherency, and is generally better for robustness and performance, especiall
Permit the use of this library with the MMU and caches already enabled. This removes the need for any cache maintenance for coherency, and is generally better for robustness and performance, especiall
|
By
Ard Biesheuvel
·
|
|
[PATCH 4/7] ArmPlatformPkg/PrePeiCore: permit entry with the MMU enabled
Some platforms may set up a preliminary ID map in flash and enter EFI with the MMU and caches enabled, as this removes a lot of the complexity around cache coherency. Let's take this into account, and
Some platforms may set up a preliminary ID map in flash and enter EFI with the MMU and caches enabled, as this removes a lot of the complexity around cache coherency. Let's take this into account, and
|
By
Ard Biesheuvel
·
|
|
[PATCH 2/7] ArmPkg/ArmMmuLib: use shadow page tables for break-before-make at EL1
When executing at EL1, disabling and re-enabling the MMU every time we need to replace a live translation entry is slightly problematic, given that memory accesses performed with the MMU off have non-
When executing at EL1, disabling and re-enabling the MMU every time we need to replace a live translation entry is slightly problematic, given that memory accesses performed with the MMU off have non-
|
By
Ard Biesheuvel
·
|
|
[PATCH 0/7] ArmVirtPkg/ArmVirtQemu: avoid stores with MMU off
We currently do a substantial amount of processing before enabling the MMU and caches, which is bad for performance, but also risky, as it requires cache coherency to be managed by hand. This also mea
We currently do a substantial amount of processing before enabling the MMU and caches, which is bad for performance, but also risky, as it requires cache coherency to be managed by hand. This also mea
|
By
Ard Biesheuvel
·
|
|
[PATCH 1/7] ArmPkg/ArmMmuLib: don't replace table entries with block entries
Drop the optimization that replaces table entries with block entries and frees the page tables in the subhierarchy that is being replaced. This rarely occurs in practice anyway, and will require more
Drop the optimization that replaces table entries with block entries and frees the page tables in the subhierarchy that is being replaced. This rarely occurs in practice anyway, and will require more
|
By
Ard Biesheuvel
·
|
|
[PATCH 2/2] Platform/Sgi: Add serial debug controller to SSDT
Add a new device entry in the SSDT ACPI table to describe the serial port used as the debug port. On the Neoverse reference design platforms, the UART0 port of the SoC is used as the debug port. Signe
Add a new device entry in the SSDT ACPI table to describe the serial port used as the debug port. On the Neoverse reference design platforms, the UART0 port of the SoC is used as the debug port. Signe
|
By
Rohit Mathew
·
|
|
[PATCH 1/2] Platform/Sgi: Update ACPI tables to use console UART
Patch 433b5b1b0f7f ("Platform/Sgi: Route logs to different sets of consoles") assigns different address for the console UART and the debug UART. Correspondingly, update the SPCR and SSDT ACPI tables t
Patch 433b5b1b0f7f ("Platform/Sgi: Route logs to different sets of consoles") assigns different address for the console UART and the debug UART. Correspondingly, update the SPCR and SSDT ACPI tables t
|
By
Rohit Mathew
·
|
|
回复: [edk2-devel] Erorr during building Qualcomm sourcecode
This problem has been fixed in edk2 20b292d0cdf7dce58d824fdf9ab1613c2a1ad2ec * BaseTools: Fix the issue caused by tostring() removal on Py39 REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3136 Py
This problem has been fixed in edk2 20b292d0cdf7dce58d824fdf9ab1613c2a1ad2ec * BaseTools: Fix the issue caused by tostring() removal on Py39 REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3136 Py
|
By
gaoliming
·
|