|
[PATCH] OvmfPkg/VirtioMmioDeviceLib: virtio 1.0: Fix SetQueueAlignment.
2 messages
Nothing to do here for virtio 1.0 devices Signed-off-by: Jeff Brasen <jbrasen@...> --- .../Library/VirtioMmioDeviceLib/VirtioMmioDeviceFunctions.c | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(
Nothing to do here for virtio 1.0 devices Signed-off-by: Jeff Brasen <jbrasen@...> --- .../Library/VirtioMmioDeviceLib/VirtioMmioDeviceFunctions.c | 4 +++- 1 file changed, 3 insertions(+), 1 deletion(
|
By
Jeff Brasen
·
|
|
reg: MAC address could not change on pre-boot environment and failed to PXE boot.
2 messages
Hello : We are writing a application to program the MAC from UEFI shell and with the updated MAC address trying to do the PXE Boot which failed. The application uses the Simple Network Protocols Stati
Hello : We are writing a application to program the MAC from UEFI shell and with the updated MAC address trying to do the PXE Boot which failed. The application uses the Simple Network Protocols Stati
|
By
Sivaraman Nainar
·
|
|
[edk2-platforms][PATCH V3 5/5] Platform/Sgi: Enable SoC expansion block for RD-N2 variants
For all the RD-N2 platform variants, include the SSDT ACPI table that describes the devices present in SoC expansion block that is connected to the IO virtualization block. Signed-off-by: Vivek Gautam
For all the RD-N2 platform variants, include the SSDT ACPI table that describes the devices present in SoC expansion block that is connected to the IO virtualization block. Signed-off-by: Vivek Gautam
|
By
Vivek Kumar Gautam
·
|
|
[edk2-platforms][PATCH V3 4/5] Platform/Sgi: Initialize additional UART controllers
From: Shriram K <shriram.k@...> The IO virtualization block on reference design platforms allow connecting SoC expansion devices such as PL011 UART. On platforms that support this, initialize the UART
From: Shriram K <shriram.k@...> The IO virtualization block on reference design platforms allow connecting SoC expansion devices such as PL011 UART. On platforms that support this, initialize the UART
|
By
Vivek Kumar Gautam
·
|
|
[edk2-platforms][PATCH V3 3/5] Platform/Sgi: Add SSDT table for IO virtualization SoC expansion block
Arm reference design platforms have multiple IO virtualization blocks that allow connecting PCIe root bus or non-PCIe SoC peripherals to the system. Each of these IO virtualization blocks consists of
Arm reference design platforms have multiple IO virtualization blocks that allow connecting PCIe root bus or non-PCIe SoC peripherals to the system. Each of these IO virtualization blocks consists of
|
By
Vivek Kumar Gautam
·
|
|
[edk2-platforms][PATCH V3 2/5] Platform/Sgi: Enable virtio-p9 device on RD-N2 platform variants
Enable the virtio-p9 device that is present as part of the RoS peripherals on RD-N2 platform variants. This will allow filesystem sharing between the Host PC and target platform. Signed-off-by: Vivek
Enable the virtio-p9 device that is present as part of the RoS peripherals on RD-N2 platform variants. This will allow filesystem sharing between the Host PC and target platform. Signed-off-by: Vivek
|
By
Vivek Kumar Gautam
·
|
|
[edk2-platforms][PATCH V3 1/5] Platform/Sgi: Add SSDT table for Virtio-P9
Some of the Arm reference design FVP platforms support the Virtio-p9 device as part of the RoS subsystem. Add an entry for this device in the SSDT acpi table. The device entry is listed in a new SSDT
Some of the Arm reference design FVP platforms support the Virtio-p9 device as part of the RoS subsystem. Add an entry for this device in the SSDT acpi table. The device entry is listed in a new SSDT
|
By
Vivek Kumar Gautam
·
|
|
[edk2-platforms][PATCH V3 0/5] Enable SoC expansion block and Virtio-P9 for RD-N2 variants
Arm reference design Fixed Virtual Platforms (FVPs) such as the RD-N2 platform variants have multiple IO virtualization blocks that allow connecting PCIe root bus or non-PCIe SoC peripherals to the sy
Arm reference design Fixed Virtual Platforms (FVPs) such as the RD-N2 platform variants have multiple IO virtualization blocks that allow connecting PCIe root bus or non-PCIe SoC peripherals to the sy
|
By
Vivek Kumar Gautam
·
|
|
[PATCH v4 7/9] ManageabilityPkg: Implement Ipmi Protocol/Ppi
3 messages
From: Abner Chang <abner.chang@...> Add Ipmi Protocol/Ppi/SMM implementations. The underlying implementation of transport interface depends on the binded ManageabilityTransportLib. Signed-off-by: Abne
From: Abner Chang <abner.chang@...> Add Ipmi Protocol/Ppi/SMM implementations. The underlying implementation of transport interface depends on the binded ManageabilityTransportLib. Signed-off-by: Abne
|
By
Chang, Abner
·
|
|
[PATCH v4 6/9] ManageabilityPkg/ManageabilityTransportKcsLib
2 messages
From: Abner Chang <abner.chang@...> This is the KCS manageability transport library instance follows the design guidance described in Readme file under ManageabilityPkg. Signed-off-by: Abner Chang <ab
From: Abner Chang <abner.chang@...> This is the KCS manageability transport library instance follows the design guidance described in Readme file under ManageabilityPkg. Signed-off-by: Abner Chang <ab
|
By
Chang, Abner
·
|
|
[PATCH v4 5/9] ManageabilityPkg: Add ManageabilityTransportHelperLib
3 messages
From: Abner Chang <abner.chang@...> The helper functions library facilitates reducing duplicated code in the manageability transport library instances. Signed-off-by: Abner Chang <abner.chang@...> Cc:
From: Abner Chang <abner.chang@...> The helper functions library facilitates reducing duplicated code in the manageability transport library instances. Signed-off-by: Abner Chang <abner.chang@...> Cc:
|
By
Chang, Abner
·
|
|
[PATCH v4 4/9] ManageabilityPkg: Add NULL ManageabilityTransportLib
2 messages
From: Abner Chang <abner.chang@...> The NULL instance of ManageabilityTransportLib library. Signed-off-by: Abner Chang <abner.chang@...> Cc: Liming Gao <gaoliming@...> Cc: Isaac Oram <isaac.w.oram@...
From: Abner Chang <abner.chang@...> The NULL instance of ManageabilityTransportLib library. Signed-off-by: Abner Chang <abner.chang@...> Cc: Liming Gao <gaoliming@...> Cc: Isaac Oram <isaac.w.oram@...
|
By
Chang, Abner
·
|
|
[PATCH v4 3/9] ManageabilityPkg: Add ManageabilityTransportLib header file
2 messages
From: Abner Chang <abner.chang@...> Add ManageabilityTransportLib header file to package. Signed-off-by: Abner Chang <abner.chang@...> Cc: Liming Gao <gaoliming@...> Cc: Isaac Oram <isaac.w.oram@...>
From: Abner Chang <abner.chang@...> Add ManageabilityTransportLib header file to package. Signed-off-by: Abner Chang <abner.chang@...> Cc: Liming Gao <gaoliming@...> Cc: Isaac Oram <isaac.w.oram@...>
|
By
Chang, Abner
·
|
|
[PATCH v4] MdePkg/Include: Add IPMI KCS definitions
4 messages
From: Abner Chang <abner.chang@...> BZ #4354 This change adds definitions for IPMI KCS. Spec ref: https://www.intel.com/content/www/us/en/products/docs/servers/ipmi/ipmi-second-gen-interface-spec-v2-r
From: Abner Chang <abner.chang@...> BZ #4354 This change adds definitions for IPMI KCS. Spec ref: https://www.intel.com/content/www/us/en/products/docs/servers/ipmi/ipmi-second-gen-interface-spec-v2-r
|
By
Chang, Abner
·
|
|
[PATCH v5] MdePkg/Include: Add IPMI KCS definitions
From: Abner Chang <abner.chang@...> BZ #4354 This change adds definitions for IPMI KCS. Spec ref: https://www.intel.com/content/www/us/en/products/docs/servers/ipmi/ipmi-second-gen-interface-spec-v2-r
From: Abner Chang <abner.chang@...> BZ #4354 This change adds definitions for IPMI KCS. Spec ref: https://www.intel.com/content/www/us/en/products/docs/servers/ipmi/ipmi-second-gen-interface-spec-v2-r
|
By
Chang, Abner
·
|
|
回复: [Patch V3 1/2] MdePkg: modify the wrong 'AcpiId' to 'ApicId' in MpWakeupStructure
2 messages
Dun: OK. Reviewed-by: Liming Gao <gaoliming@...> Can you create PR for this patch set? I will merge this PR. Thanks Liming > -----邮件原件----- > 发件人: Tan, Dun <dun.tan@...> > 发送时间: 2023年3月10日 14:17 > 收件人
Dun: OK. Reviewed-by: Liming Gao <gaoliming@...> Can you create PR for this patch set? I will merge this PR. Thanks Liming > -----邮件原件----- > 发件人: Tan, Dun <dun.tan@...> > 发送时间: 2023年3月10日 14:17 > 收件人
|
By
gaoliming
·
|
|
[Patch V6 06/22] UefiCpuPkg/CpuPageTableLib: Fix issue when splitting leaf entry
When splitting leaf parent entry to smaller granularity, create child page table before modifing parent entry. In previous code logic, when splitting a leaf parent entry, parent entry will point to a
When splitting leaf parent entry to smaller granularity, create child page table before modifing parent entry. In previous code logic, when splitting a leaf parent entry, parent entry will point to a
|
By
duntan
·
|
|
[Patch V6 04/22] UefiCpuPkg/CpuPageTableLib: Fix the non-1:1 mapping issue
In previous code logic, when splitting a leaf parent entry to smaller granularity child page table, if the parent entry Attribute&Mask(without PageTableBaseAddress field) is equal to the input attribu
In previous code logic, when splitting a leaf parent entry to smaller granularity child page table, if the parent entry Attribute&Mask(without PageTableBaseAddress field) is equal to the input attribu
|
By
duntan
·
|
|
[Patch V6 00/22] Fix issues in CpuPageTableLib
In the V6 atch set In 'Fix the non-1:1 mapping issue', use MultU64x32 to avoid IA32 build failure. In 'Fix issue when splitting leaf entry', add more precise comments to explain why IA32_PE_BASE_ADDRE
In the V6 atch set In 'Fix the non-1:1 mapping issue', use MultU64x32 to avoid IA32 build failure. In 'Fix issue when splitting leaf entry', add more precise comments to explain why IA32_PE_BASE_ADDRE
|
By
duntan
·
|
|
[edk2-libc Patch 2/2] Added file header with copyright and license.
Cc: Rebecca Cran <rebecca@...> Cc: Michael D Kinney <michael.d.kinney@...> Cc: Jayaprakash N <n.jayaprakash@...> Signed-off-by: Ajay Kadapathri <ajay.kadapathri@...> --- .../Python-3.6.8/PyMod-3.6.8/M
Cc: Rebecca Cran <rebecca@...> Cc: Michael D Kinney <michael.d.kinney@...> Cc: Jayaprakash N <n.jayaprakash@...> Signed-off-by: Ajay Kadapathri <ajay.kadapathri@...> --- .../Python-3.6.8/PyMod-3.6.8/M
|
By
Ajay Kadapathri
·
|