|
Event: TianoCore Design Meeting - APAC/NAMO - 07/08/2022
#cal-reminder
Reminder: TianoCore Design Meeting - APAC/NAMO When: 07/08/2022 9:30am to 10:30am (UTC+08:00) Asia/Shanghai Where: Microsoft Teams Organizer: Ray Ni ray.ni@... View Event Description: TOPIC NA For mor
Reminder: TianoCore Design Meeting - APAC/NAMO When: 07/08/2022 9:30am to 10:30am (UTC+08:00) Asia/Shanghai Where: Microsoft Teams Organizer: Ray Ni ray.ni@... View Event Description: TOPIC NA For mor
|
By
Group Notification
·
|
|
Running Rust tests for UEFI 3 messages
Hello everyone, the project has now reached the stage where it is possible to build for UEFI just like an std supporting Rust target. However, running tests is where it gets a bit tricky: While there
Hello everyone, the project has now reached the stage where it is possible to build for UEFI just like an std supporting Rust target. However, running tests is where it gets a bit tricky: While there
|
By
Ayush Singh
·
|
|
[PATCH RESEND v1 0/9] Add DrbgLib 6 messages
From: Pierre Gondois <pierre.gondois@...> Bugzilla: Bug 3971 (https://bugzilla.tianocore.org/show_bug.cgi?id=3D3971= ) Add support for a Deterministic Random Bits Generator (Drbg). The specifications
From: Pierre Gondois <pierre.gondois@...> Bugzilla: Bug 3971 (https://bugzilla.tianocore.org/show_bug.cgi?id=3D3971= ) Add support for a Deterministic Random Bits Generator (Drbg). The specifications
|
By
PierreGondois
·
|
|
[PATCH] BaseTools/tools_def.txt: Add -march=x86-64 for X64 CLANG and GCC targets 8 messages
From: dann frazier <dann.frazier@...> Some Linux distributions are experimenting with builds that target a higher x86-64 psABI, such as x86-64-v3. To avoid inheriting these compiler defaults in edk2 b
From: dann frazier <dann.frazier@...> Some Linux distributions are experimenting with builds that target a higher x86-64 psABI, such as x86-64-v3. To avoid inheriting these compiler defaults in edk2 b
|
By
dann frazier
·
|
|
[PATCH] UefiPayloadPkg: Set console rows and columns to 100
Set the Pcd's relating to console to 100 to make UiApp fill the display Cc: Guo Dong <guo.dong@...> Cc: Ray Ni <ray.ni@...> Cc: Maurice Ma <maurice.ma@...> Cc: Benjamin You <benjamin.you@...> Signed-o
Set the Pcd's relating to console to 100 to make UiApp fill the display Cc: Guo Dong <guo.dong@...> Cc: Ray Ni <ray.ni@...> Cc: Maurice Ma <maurice.ma@...> Cc: Benjamin You <benjamin.you@...> Signed-o
|
By
Sean Rhodes
·
|
|
[PATCH v3 3/3] [edk2-platforms] Silicon/Intel/FitGen: Support Startup ACM entries (Type 2) 0x200 Version 2 messages
From: Jason1 Lin <jason1.lin@...> REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3D3959 As per FIT BIOS Specification 1.2 Rules, the size bytes (3 bytes) / reserved byte (1 byte) / CheckSum byte
From: Jason1 Lin <jason1.lin@...> REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3D3959 As per FIT BIOS Specification 1.2 Rules, the size bytes (3 bytes) / reserved byte (1 byte) / CheckSum byte
|
By
Lin, Jason1
·
|
|
[PATCH v3 2/3] [edk2-platforms] Silicon/Intel/FitGen: Reduce the typecasting and pointer usage 2 messages
From: Jason1 Lin <jason1.lin@...> REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3D3958 FitGen tool exists lots of typecasting and pointer usage. This code change is used to reduce these in FillF
From: Jason1 Lin <jason1.lin@...> REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3D3958 FitGen tool exists lots of typecasting and pointer usage. This code change is used to reduce these in FillF
|
By
Lin, Jason1
·
|
|
[PATCH v3 1/3] [edk2-platforms] Silicon/Intel/FitGen: Support multiple Startup ACM Type 2 entries in FitGen tool 2 messages
From: Jason1 Lin <jason1.lin@...> REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3D3958 Within current FitGen tool there had limitation only allow one S-ACM to generate the Type 2 entry. This cod
From: Jason1 Lin <jason1.lin@...> REF: https://bugzilla.tianocore.org/show_bug.cgi?id=3D3958 Within current FitGen tool there had limitation only allow one S-ACM to generate the Type 2 entry. This cod
|
By
Lin, Jason1
·
|
|
FreePool in PEI (was: Clarification of Memory management in PEI phase)
I've been looking at this a bit. It appears that implementing PEI FreePool in this way would require: * Adding a new HOB type EFI_HOB_TYPE_FREE_POOL to PiHob.h * Adding a new FreePool PEI service to P
I've been looking at this a bit. It appears that implementing PEI FreePool in this way would require: * Adding a new HOB type EFI_HOB_TYPE_FREE_POOL to PiHob.h * Adding a new FreePool PEI service to P
|
By
Brian J. Johnson
·
|
|
[PATCH v2 4/4] DynamicTablesPkg: AcpiSsdtPcieLibArm: Add support for
override protocol
Some platfoms may want to modify the ACPI table created. Add support for protocol that can provide an alternative implementation. Signed-off-by: Jeff Brasen <jbrasen@...> --- DynamicTablesPkg/DynamicT
Some platfoms may want to modify the ACPI table created. Add support for protocol that can provide an alternative implementation. Signed-off-by: Jeff Brasen <jbrasen@...> --- DynamicTablesPkg/DynamicT
|
By
Jeff Brasen
·
|
|
[PATCH v2 2/4] DynamicTablesPkg: AcpiSsdtPcieLibArm: Allow use of
segment number as UID
Add support for selecting to use index or segment number as UID and name. This allows the path of the nodes to be well known. Signed-off-by: Jeff Brasen <jbrasen@...> --- DynamicTablesPkg/DynamicTable
Add support for selecting to use index or segment number as UID and name. This allows the path of the nodes to be well known. Signed-off-by: Jeff Brasen <jbrasen@...> --- DynamicTablesPkg/DynamicTable
|
By
Jeff Brasen
·
|
|
[PATCH v2 3/4] DynamicTablesPkg: AcpiSsdtPcieLibArm: Support UID > 0xF
Add support for PCIe devices with UID > 0xF. This is done by using the next value in the name so PCI5, PC26, etc Signed-off-by: Jeff Brasen <jbrasen@...> --- .../Acpi/Arm/AcpiSsdtPcieLibArm/SsdtPcieGe
Add support for PCIe devices with UID > 0xF. This is done by using the next value in the name so PCI5, PC26, etc Signed-off-by: Jeff Brasen <jbrasen@...> --- .../Acpi/Arm/AcpiSsdtPcieLibArm/SsdtPcieGe
|
By
Jeff Brasen
·
|
|
[PATCH v2 1/4] DynamicTablesPkg: AcpiSsdtPcieLibArm: Correct
translation value
The translation value in ACPI should be the difference between the CPU and PCIe address. Signed-off-by: Jeff Brasen <jbrasen@...> --- .../Arm/AcpiSsdtPcieLibArm/SsdtPcieGenerator.c | 18 ++++++++++++--
The translation value in ACPI should be the difference between the CPU and PCIe address. Signed-off-by: Jeff Brasen <jbrasen@...> --- .../Arm/AcpiSsdtPcieLibArm/SsdtPcieGenerator.c | 18 ++++++++++++--
|
By
Jeff Brasen
·
|
|
[PATCH v2 0/4] DynamicTablesPkg: Pcie generation updates
Add fixes/features to dynamic PCIe support - Correct issue with translation in generated ACPI tables. - Allow for more than 16 controllers to be generated. - Allow optional use of segment number as UI
Add fixes/features to dynamic PCIe support - Correct issue with translation in generated ACPI tables. - Allow for more than 16 controllers to be generated. - Allow optional use of segment number as UI
|
By
Jeff Brasen
·
|
|
[PATCH RESEND v1 5/7] MdePkg/AesLib: Definition for AES library class interface 8 messages
From: Pierre Gondois <Pierre.Gondois@...> BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=3D3970 The FIPS PUB 197: "Advanced Encryption Standard (AES)" details the AES algorithm. Add a library to a
From: Pierre Gondois <Pierre.Gondois@...> BZ: https://bugzilla.tianocore.org/show_bug.cgi?id=3D3970 The FIPS PUB 197: "Advanced Encryption Standard (AES)" details the AES algorithm. Add a library to a
|
By
PierreGondois
·
|
|
[PATCH 2/4] DynamicTablesPkg: AcpiSsdtPcieLibArm: Allow use of
segment number as UID 3 messages
Add support for selecting to use index or segment number as UID and name. This allows the path of the nodes to be well known. Signed-off-by: Jeff Brasen <jbrasen@...> --- DynamicTablesPkg/DynamicTable
Add support for selecting to use index or segment number as UID and name. This allows the path of the nodes to be well known. Signed-off-by: Jeff Brasen <jbrasen@...> --- DynamicTablesPkg/DynamicTable
|
By
Jeff Brasen
·
|
|
[PATCH 4/4] DynamicTablesPkg: AcpiSsdtPcieLibArm: Add support for
override protocol 3 messages
Some platfoms may want to modify the ACPI table created. Add support for protocol that can provide an alternative implementation. Signed-off-by: Jeff Brasen <jbrasen@...> --- DynamicTablesPkg/DynamicT
Some platfoms may want to modify the ACPI table created. Add support for protocol that can provide an alternative implementation. Signed-off-by: Jeff Brasen <jbrasen@...> --- DynamicTablesPkg/DynamicT
|
By
Jeff Brasen
·
|
|
[PATCH 1/4] DynamicTablesPkg: AcpiSsdtPcieLibArm: Correct translation value 3 messages
The translation value in ACPI should be the difference between the CPU and PCIe address. Signed-off-by: Jeff Brasen <jbrasen@...> --- .../Library/Acpi/Arm/AcpiSsdtPcieLibArm/SsdtPcieGenerator.c | 6 ++
The translation value in ACPI should be the difference between the CPU and PCIe address. Signed-off-by: Jeff Brasen <jbrasen@...> --- .../Library/Acpi/Arm/AcpiSsdtPcieLibArm/SsdtPcieGenerator.c | 6 ++
|
By
Jeff Brasen
·
|
|
[PATCH] ArmPkg/Drivers: ArmGicIsInterruptEnabled returns incorrect value
Nice find! How did you spot this? Through inspection? Or due to an actual failure? Reviewed-by: Ard Biesheuvel <ardb@...> I'll go and queue this up, thanks.
Nice find! How did you spot this? Through inspection? Or due to an actual failure? Reviewed-by: Ard Biesheuvel <ardb@...> I'll go and queue this up, thanks.
|
By
Ard Biesheuvel
·
|
|
[PATCH] NetworkPkg: Add Wi-Fi Wpa3 support in WifiConnectManager 2 messages
https://bugzilla.tianocore.org/show_bug.cgi?id=3961 Add below Wpa3 support: WPA3-Personal: Ieee80211AkmSuiteSAE = 8 WPA3-Enterprise: Ieee80211AkmSuite8021XSuiteB = 11 Ieee80211AkmSuite8021XSuiteB192 =
https://bugzilla.tianocore.org/show_bug.cgi?id=3961 Add below Wpa3 support: WPA3-Personal: Ieee80211AkmSuiteSAE = 8 WPA3-Enterprise: Ieee80211AkmSuite8021XSuiteB = 11 Ieee80211AkmSuite8021XSuiteB192 =
|
By
Heng Luo
·
|