|
[PATCH V3 04/29] OvmfPkg: Extend VmgExitLib to handle #VE exception
#ve
Hi Min, What is the difference between TdVmCall (EXIT_REASON_HLT, 0, 0, 0, 0, 0) vs TdVmCall (TDVMCALL_HALT, 0, 0, 0, 0, 0); From the VMM stand point both seems the same?
Hi Min, What is the difference between TdVmCall (EXIT_REASON_HLT, 0, 0, 0, 0, 0) vs TdVmCall (TDVMCALL_HALT, 0, 0, 0, 0, 0); From the VMM stand point both seems the same?
|
By
Erdem Aktas
· #83798
·
|
|
[PATCH V3 02/29] MdePkg: Add TdxLib to wrap Tdx operations
Hi Min, Sorry for the late review. My comments and a few questions are inline. Thanks -Erdem .... Is this intentional? Returning signed integer but the function returns unsigned integer. +/** + This f
Hi Min, Sorry for the late review. My comments and a few questions are inline. Thanks -Erdem .... Is this intentional? Returning signed integer but the function returns unsigned integer. +/** + This f
|
By
Erdem Aktas
· #83543
·
|
|
[PATCH v7 09/31] OvmfPkg/SecMain: register GHCB gpa for the SEV-SNP guest
We are backing the current MSR value but when was it initialized before ? Also is not this function supposed to set the Address as the GHCB address? If it is, do we care about the old value? Why are w
We are backing the current MSR value but when was it initialized before ? Also is not this function supposed to set the Address as the GHCB address? If it is, do we care about the old value? Why are w
|
By
Erdem Aktas
· #80731
·
|
|
[PATCH 03/23] OvmfPkg/ResetVector: Enable Intel TDX in ResetVector of Ovmf
Thanks Min! You are right, I also checked it with GCC5 and saw the same output. Thanks for checking it. -Erdem
Thanks Min! You are right, I also checked it with GCC5 and saw the same output. Thanks for checking it. -Erdem
|
By
Erdem Aktas
· #80631
·
|
|
[PATCH V5 2/2] OvmfPkg/ResetVector: Enable Intel TDX in ResetVector of Ovmf
IsTdx returns 0 when TDX is enabled in CPUID but IsTdxEnabled return 1 when TDX is enabled. Is this intentional? here is how IsTdxEnabled defined. ; If TDX is enabled then EAX will be 1 ; If TDX is di
IsTdx returns 0 when TDX is enabled in CPUID but IsTdxEnabled return 1 when TDX is enabled. Is this intentional? here is how IsTdxEnabled defined. ; If TDX is enabled then EAX will be 1 ; If TDX is di
|
By
Erdem Aktas
· #80525
·
|
|
[PATCH 07/23] MdePkg: Update BaseIoLibIntrinsicSev to support Tdx
Why is the SharedBit set? VMM does not care if the sharedbit is set. Actually it should not even be aware of it. So for some reason, MMIO read fails, we are doing a memory read. Why should an MMIO rea
Why is the SharedBit set? VMM does not care if the sharedbit is set. Actually it should not even be aware of it. So for some reason, MMIO read fails, we are doing a memory read. Why should an MMIO rea
|
By
Erdem Aktas
· #80524
·
|
|
[PATCH 06/23] MdePkg: Add TdxLib to wrap Tdx operations
s/virutal/virtual s/case/cases How is this possible considering that once the TD is finalized, there should not be any new vcpu added, right? Am I missing something here? .... is this even used in thi
s/virutal/virtual s/case/cases How is this possible considering that once the TD is finalized, there should not be any new vcpu added, right? Am I missing something here? .... is this even used in thi
|
By
Erdem Aktas
· #80523
·
|
|
[PATCH 05/23] MdePkg: Add TdxProbeLib to probe Intel Tdx
s/allways/always Also, -1 or 1? PROBE_NOT_TD_GUEST is defined as 1.
s/allways/always Also, -1 or 1? PROBE_NOT_TD_GUEST is defined as 1.
|
By
Erdem Aktas
· #80522
·
|
|
[PATCH 03/23] OvmfPkg/ResetVector: Enable Intel TDX in ResetVector of Ovmf
IsTdx returns 0 when TDX is enabled in CPUID but IsTdxEnabled return 1 when TDX is enabled. Is this intentional? here is how IsTdxEnabled defined. ; If TDX is enabled then EAX will be 1 ; If TDX is di
IsTdx returns 0 when TDX is enabled in CPUID but IsTdxEnabled return 1 when TDX is enabled. Is this intentional? here is how IsTdxEnabled defined. ; If TDX is enabled then EAX will be 1 ; If TDX is di
|
By
Erdem Aktas
· #80521
·
|
|
[PATCH 02/23] OvmfPkg/Sec: Update the check logic in SevEsIsEnabled
s/return/returns s/waist/waste
s/return/returns s/waist/waste
|
By
Erdem Aktas
· #80520
·
|
|
[PATCH V5 1/2] OvmfPkg: Introduce Tdx BFV/CFV PCDs and PcdOvmfImageSizeInKb
I have few naive questions. Sorry if the answers were obvious. If I understand correctly, this means that the BFV is encrypted and measured during TD build time. Since CFV is not included in the MRTD,
I have few naive questions. Sorry if the answers were obvious. If I understand correctly, this means that the BFV is encrypted and measured during TD build time. Since CFV is not included in the MRTD,
|
By
Erdem Aktas
· #80500
·
|
|
[PATCH V4 3/3] OvmfPkg/ResetVector: Enable Intel TDX in ResetVector of Ovmf
I agree with Brijesh on that this patch should be divided into smaller ones. Based on https://software.intel.com/content/dam/develop/external/us/en/documents/tdx-module-1eas-v0.85.039.pdf sec 8.1.2 Is
I agree with Brijesh on that this patch should be divided into smaller ones. Based on https://software.intel.com/content/dam/develop/external/us/en/documents/tdx-module-1eas-v0.85.039.pdf sec 8.1.2 Is
|
By
Erdem Aktas
· #78637
·
|
|
[PATCH V4 1/3] OvmfPkg: Add Tdx BFV/CFV PCDs and PcdOvmfImageSizeInKb
Reviewed-by: Erdem Aktas <erdemaktas@...>
Reviewed-by: Erdem Aktas <erdemaktas@...>
|
By
Erdem Aktas
· #78636
·
|
|
[RFC PATCH v5 07/28] OvmfPkg/ResetVector: pre-validate the data pages used in SEC phase
Are you referring to the PAGE_TYPE_UNMEASURED? Does it not affect the measurement , PAGE_INFO will be still measured, right? I am worried about verifying the measurement. I understand the secret page
Are you referring to the PAGE_TYPE_UNMEASURED? Does it not affect the measurement , PAGE_INFO will be still measured, right? I am worried about verifying the measurement. I understand the secret page
|
By
Erdem Aktas
· #78464
·
|
|
[edk2-rfc] [edk2-devel] RFC: design review for TDVF in OVMF
Hi all, Sorry for the late reply. I like to add some clarification on "one binary". I feel like the way everyone uses the term "one binary" in the email threads is causing some confusion. As I have tr
Hi all, Sorry for the late reply. I like to add some clarification on "one binary". I feel like the way everyone uses the term "one binary" in the email threads is causing some confusion. As I have tr
|
By
Erdem Aktas
· #76339
·
|
|
[PATCH v3 09/13] OvmfPkg/BaseMemEncryptSevLib: introduce MemEncryptSevClearMmioPageEncMask()
Based on the code, what I understand is that the address parameters should be "guest virtual address", not the physical address. But in this patch, all the address parameters are named as PhysicalAddr
Based on the code, what I understand is that the address parameters should be "guest virtual address", not the physical address. But in this patch, all the address parameters are named as PhysicalAddr
|
By
Erdem Aktas
· #75834
·
|
|
[PATCH v3 08/13] MdePkg/BaseLib: add support for RMPADJUST instruction
Why is RMPADJUST_VMPL_MAX defined as 3? Is it not defined in bits [15:12] of CPUID Fn8000_001F[EBX]? -Erdem
Why is RMPADJUST_VMPL_MAX defined as 3? Is it not defined in bits [15:12] of CPUID Fn8000_001F[EBX]? -Erdem
|
By
Erdem Aktas
· #75833
·
|
|
[PATCH v2 05/13] MdePkg/Register/Amd: define GHCB macro for the Page State Change
I verified that the values align with the GHCB spec publication: #56421 Revision: 2.00 Reviewed-by: Erdem Aktas <erdemaktas@...>
I verified that the values align with the GHCB spec publication: #56421 Revision: 2.00 Reviewed-by: Erdem Aktas <erdemaktas@...>
|
By
Erdem Aktas
· #75227
·
|
|
[PATCH v2 04/13] MdePkg/Register/Amd: define GHCB macro for Register GPA structure
I verified that the values align with the GHCB spec publication: #56421 Revision: 2.00 Just one question: is there any reason why GHCB_* defines are decimal while the SVM_EXIT_* are all in hexadecimal
I verified that the values align with the GHCB spec publication: #56421 Revision: 2.00 Just one question: is there any reason why GHCB_* defines are decimal while the SVM_EXIT_* are all in hexadecimal
|
By
Erdem Aktas
· #75226
·
|
|
[PATCH v2 03/13] MdePkg/Register/Amd: define GHCB macros for hypervisor feature detection
I verified that the values align with the GHCB spec publication: #56421 Revision: 2.00 Reviewed-by: Erdem Aktas <erdemaktas@...> -Erdem
I verified that the values align with the GHCB spec publication: #56421 Revision: 2.00 Reviewed-by: Erdem Aktas <erdemaktas@...> -Erdem
|
By
Erdem Aktas
· #75225
·
|