|
Event: TianoCore Design Meeting - APAC/NAMO - 05/27/2022
#cal-reminder
Reminder: TianoCore Design Meeting - APAC/NAMO
When:
05/27/2022
9:30am to 10:30am
(UTC+08:00) Asia/Shanghai
Where:
Microsoft Teams
Organizer: Ray Ni ray.ni@...
View
Reminder: TianoCore Design Meeting - APAC/NAMO
When:
05/27/2022
9:30am to 10:30am
(UTC+08:00) Asia/Shanghai
Where:
Microsoft Teams
Organizer: Ray Ni ray.ni@...
View
|
By
Group Notification <noreply@...>
·
#89923
·
|
|
[GSOC 2022] Adding Rust support to EDK II: Introducing Myself
Hello Everyone,
I am Ayush Singh, a 2nd-year university student from the Indian
Institute of Technology (Indian School of Mines), Dhanbad, India. In
Google Summer of Code 2022, I will be working on
Hello Everyone,
I am Ayush Singh, a 2nd-year university student from the Indian
Institute of Technology (Indian School of Mines), Dhanbad, India. In
Google Summer of Code 2022, I will be working on
|
By
Ayush Singh
·
#89922
·
|
|
Re: [edk2-platforms][PATCH V1 1/1] WhitleyOpenBoardPkg/Build: Compress CpuMpPei.inf
Reviewed-by: Nate DeSimone <nathaniel.l.desimone@...>
Reviewed-by: Nate DeSimone <nathaniel.l.desimone@...>
|
By
Nate DeSimone
·
#89921
·
|
|
[PATCH 5/5] CpuException: Add InitializeSeparateExceptionStacks
Today InitializeCpuExceptionHandlersEx is called from three modules:
1. DxeCore (links to DxeCpuExceptionHandlerLib)
DxeCore expects it initializes the IDT entries as well as
assigning
Today InitializeCpuExceptionHandlersEx is called from three modules:
1. DxeCore (links to DxeCpuExceptionHandlerLib)
DxeCore expects it initializes the IDT entries as well as
assigning
|
By
Ni, Ray
·
#89920
·
|
|
[PATCH 4/5] CpuException: Remove InitializeCpuInterruptHandlers
InitializeCpuExceptionHandlers() expects caller allocates IDT while
InitializeCpuInterruptHandlers() allocates 256 IDT entries itself.
InitializeCpuExceptionHandlers() fills max 32 IDT entries
InitializeCpuExceptionHandlers() expects caller allocates IDT while
InitializeCpuInterruptHandlers() allocates 256 IDT entries itself.
InitializeCpuExceptionHandlers() fills max 32 IDT entries
|
By
Ni, Ray
·
#89919
·
|
|
[PATCH 3/5] CpuException: Avoid allocating page but using global variables
Signed-off-by: Ray Ni <ray.ni@...>
Cc: Eric Dong <eric.dong@...>
---
.../CpuExceptionHandlerLib/DxeException.c | 24 ++++---------------
1 file changed, 5 insertions(+), 19
Signed-off-by: Ray Ni <ray.ni@...>
Cc: Eric Dong <eric.dong@...>
---
.../CpuExceptionHandlerLib/DxeException.c | 24 ++++---------------
1 file changed, 5 insertions(+), 19
|
By
Ni, Ray
·
#89918
·
|
|
[PATCH 2/5] CpuException: Init global variables in-place
Additionally removed two useless global variables:
"SPIN_LOCK mDisplayMessageSpinLock" from SMM instance.
"UINTN mEnabledInterruptNum" from DXE instance.
Signed-off-by: Ray Ni <ray.ni@...>
Cc:
Additionally removed two useless global variables:
"SPIN_LOCK mDisplayMessageSpinLock" from SMM instance.
"UINTN mEnabledInterruptNum" from DXE instance.
Signed-off-by: Ray Ni <ray.ni@...>
Cc:
|
By
Ni, Ray
·
#89917
·
|
|
[PATCH 1/5] CpuException: Avoid allocating code pages for DXE instance
Today the DXE instance allocates code page and then copies the IDT
vectors to the allocated code page. Then it fixes up the vector number
in the IDT vector.
But if we update the NASM file to generate
Today the DXE instance allocates code page and then copies the IDT
vectors to the allocated code page. Then it fixes up the vector number
in the IDT vector.
But if we update the NASM file to generate
|
By
Ni, Ray
·
#89916
·
|
|
[PATCH 0/5] Code refactoring in CpuExceptionHandlerLib
Ray Ni (5):
CpuException: Avoid allocating code pages for DXE instance
CpuException: Init global variables in-place
CpuException: Avoid allocating page but using global variables
CpuException:
Ray Ni (5):
CpuException: Avoid allocating code pages for DXE instance
CpuException: Init global variables in-place
CpuException: Avoid allocating page but using global variables
CpuException:
|
By
Ni, Ray
·
#89915
·
|
|
[PATCH] REF:https://bugzilla.tianocore.org/show_bug.cgi?id=3898 S3 Resume flow may result in executing garbage address.
Cc: Ray Ni <ray.ni@...>
Cc: Jian J Wang <jian.j.wang@...>
Signed-off-by: cbduggap <chinni.b.duggapu@...>
---
MdeModulePkg/Core/DxeIplPeim/DxeLoad.c | 1 +
1 file changed, 1
Cc: Ray Ni <ray.ni@...>
Cc: Jian J Wang <jian.j.wang@...>
Signed-off-by: cbduggap <chinni.b.duggapu@...>
---
MdeModulePkg/Core/DxeIplPeim/DxeLoad.c | 1 +
1 file changed, 1
|
By
cbduggap
·
#89914
·
|
|
Re: [PATCH] OvmfPkg: Make an Ia32/X64 hybrid build work with SEV
Merged as #2910
Thanks all,
Merged as #2910
Thanks all,
|
By
Ard Biesheuvel
·
#89913
·
|
|
Re: [PATCH V7 36/37] UefiCpuPkg: Setting initial-count register as the last step
Ray,
Could we add one API (like InitializeApicTimerEx) to intialize CPU local APCI with additional parameter to indicate if interrupt is to be enabled or not? Just like HPE's solution.
Ray,
Could we add one API (like InitializeApicTimerEx) to intialize CPU local APCI with additional parameter to indicate if interrupt is to be enabled or not? Just like HPE's solution.
|
By
Jeff Fan
·
#89912
·
|
|
回复: [edk2-devel] [PATCH] OvmfPkg: Make an Ia32/X64 hybrid build work with SEV
Tom:
This patch fixes the regression issue. So, I am OK to merge it for this stable tag.
Thanks
Liming
Tom:
This patch fixes the regression issue. So, I am OK to merge it for this stable tag.
Thanks
Liming
|
By
gaoliming
·
#89911
·
|
|
Re: [PATCH V2 1/1] [edk2-stable202205]OvmfPkg/OvmfPkgX64: Use different CcProbeLib when SMM is on or off
Thanks Liming.
Merged https://github.com/tianocore/edk2/pull/2909
Thanks Liming.
Merged https://github.com/tianocore/edk2/pull/2909
|
By
Yao, Jiewen
·
#89910
·
|
|
回复: [edk2-devel] [PATCH] .gitignore: Ignore build tools build logs
Reviewed-by: Liming Gao <gaoliming@...>
Reviewed-by: Liming Gao <gaoliming@...>
|
By
gaoliming
·
#89909
·
|
|
Re: [PATCH] OvmfPkg: Make an Ia32/X64 hybrid build work with SEV
Explicitly adding Liming to the To: line for visibility.
Thanks,
Tom
Explicitly adding Liming to the To: line for visibility.
Thanks,
Tom
|
By
Lendacky, Thomas
·
#89908
·
|
|
Re: [PATCH V7 36/37] UefiCpuPkg: Setting initial-count register as the last step
Hi all,
We (Hewlett Packard Enterprise) are also running into a race condition due to how InitializeApicTimer initializes the APIC timers, we figured this might be a good place to report our
Hi all,
We (Hewlett Packard Enterprise) are also running into a race condition due to how InitializeApicTimer initializes the APIC timers, we figured this might be a good place to report our
|
By
Henz, Patrick
·
#89907
·
|
|
ovmf miscompiles with gcc-12
Hi,
we discovered that qemu-ovmf-x86_64 doesn't start when compiled using gcc-12. Originally reported as:
https://bugzilla.suse.com/show_bug.cgi?id=1199597
I run qemu as:
qemu-kvm -drive
Hi,
we discovered that qemu-ovmf-x86_64 doesn't start when compiled using gcc-12. Originally reported as:
https://bugzilla.suse.com/show_bug.cgi?id=1199597
I run qemu as:
qemu-kvm -drive
|
By
Jiri Slaby <jirislaby@...>
·
#89906
·
|
|
Re: [PATCH v2] UefiCpuPkg: Store SEV-SNP AP jump table in the secrets page
Hi Ray,
Sorry I missed your reply somehow. I'll send a v3 that splits the
series in 4 patches:
1/4 MdePkg: introduce SnpSecretPageDef.h
2/4 MdePkg: introduce
Hi Ray,
Sorry I missed your reply somehow. I'll send a v3 that splits the
series in 4 patches:
1/4 MdePkg: introduce SnpSecretPageDef.h
2/4 MdePkg: introduce
|
By
Michael Roth <michael.roth@...>
·
#89905
·
|
|
Re: EDK2 WilsonCityRVP BIOS Build Error
Most commonly this has been because of a microcode mismatch with the populated processor. Update edk2-non-osi/Silicon/Intel/WhitleySiliconBinPkg/IcxMicrocode with microcode matching a successfully
Most commonly this has been because of a microcode mismatch with the populated processor. Update edk2-non-osi/Silicon/Intel/WhitleySiliconBinPkg/IcxMicrocode with microcode matching a successfully
|
By
Isaac Oram
·
#89904
·
|