|
Re: Creating new target for Cloud Hypervisor
Well I have a problem regarding SerialDxe because it breaks a bit QEMU
since adding it without removing the PciSerial registers two ways of
reading from serial. From microvm, you simply removed
Well I have a problem regarding SerialDxe because it breaks a bit QEMU
since adding it without removing the PciSerial registers two ways of
reading from serial. From microvm, you simply removed
|
By
Boeuf, Sebastien
·
#85453
·
|
|
Re: Creating new target for Cloud Hypervisor
Well, depends. A separate target is extra maintainance effort. But
having to write code for runtime-switching where compile-time switching
would work without additional code is extra maintainance
Well, depends. A separate target is extra maintainance effort. But
having to write code for runtime-switching where compile-time switching
would work without additional code is extra maintainance
|
By
Gerd Hoffmann
·
#85452
·
|
|
Re: Creating new target for Cloud Hypervisor
Sounds good, I'll start working on this.
---------------------------------------------------------------------
Intel Corporation SAS (French simplified joint stock company)
Registered headquarters:
Sounds good, I'll start working on this.
---------------------------------------------------------------------
Intel Corporation SAS (French simplified joint stock company)
Registered headquarters:
|
By
Boeuf, Sebastien
·
#85451
·
|
|
Re: Creating new target for Cloud Hypervisor
Looking at current OvmfPkg today. We
Looking at current OvmfPkg today. We
|
By
Yao, Jiewen
·
#85450
·
|
|
Creating new target for Cloud Hypervisor
Hi all,
So far I've been able to patch the OvmfPkgX64 target to make it work for both
QEMU and Cloud Hypervisor, but as I try to enable more features (EFI shell for
instance) the gap is getting
Hi all,
So far I've been able to patch the OvmfPkgX64 target to make it work for both
QEMU and Cloud Hypervisor, but as I try to enable more features (EFI shell for
instance) the gap is getting
|
By
Boeuf, Sebastien
·
#85449
·
|
|
Re: EFI shell with microvm
Oh I see, that's great actually because as I mentioned earlier this is
not Xen specific, therefore I really think the renaming you're doing
Oh I see, that's great actually because as I mentioned earlier this is
not Xen specific, therefore I really think the renaming you're doing
|
By
Boeuf, Sebastien
·
#85448
·
|
|
[PATCH] MdeModulePkg/HiiDatabaseDxe: Add Support for authenticated variable
REF:https://bugzilla.tianocore.org/show_bug.cgi?id=3D3796
Database.c:
1. Replace PcdGetExPtr with PcdGetExPtr.
2. Add FindAuthVariableData function to parse authenticated variable type =
for
REF:https://bugzilla.tianocore.org/show_bug.cgi?id=3D3796
Database.c:
1. Replace PcdGetExPtr with PcdGetExPtr.
2. Add FindAuthVariableData function to parse authenticated variable type =
for
|
By
Long1 Huang
·
#85447
·
|
|
[PATCH] REF:https://bugzilla.tianocore.org/show_bug.cgi?id=3796
MdeModulePkg/HiiDatabaseDxe: Add Support for authenticated variable
Database.c:
1. Replace PcdGetExPtr with PcdGetExPtr.
2. Add FindAuthVariableData function to parse authenticated variable type
MdeModulePkg/HiiDatabaseDxe: Add Support for authenticated variable
Database.c:
1. Replace PcdGetExPtr with PcdGetExPtr.
2. Add FindAuthVariableData function to parse authenticated variable type
|
By
Long1 Huang
·
#85446
·
|
|
Re: [PATCH 08/10] OvmfPkg: Update Sec to support Tdvf Config-B
Yes. Your patches add a PlatformInitHob because of that. I think right
now it only has some tdx-specific variables, but we can move more
variables into the hob to allow platform init code run in
Yes. Your patches add a PlatformInitHob because of that. I think right
now it only has some tdx-specific variables, but we can move more
variables into the hob to allow platform init code run in
|
By
Gerd Hoffmann
·
#85445
·
|
|
Re: [Patch MBR endless loop hang with invalid LBA0 1/1] MdeModulePkg/PartitionDxe: Add break to handle invalid LBA0 in MBR
Pushed via:
PR - https://github.com/tianocore/edk2/pull/2399
Commit - https://github.com/tianocore/edk2/commit/6062002bd5a394fef46243dd866860c3480d918e
Best Regards,
Hao Wu
Pushed via:
PR - https://github.com/tianocore/edk2/pull/2399
Commit - https://github.com/tianocore/edk2/commit/6062002bd5a394fef46243dd866860c3480d918e
Best Regards,
Hao Wu
|
By
Wu, Hao A
·
#85444
·
|
|
Re: [PATCH 75/79] RiscVPkg: Address Core CI Spelling errors.
Should this be This instance "uses" ?
Why opensbiSBI? Shouldn't this be just openSBI?
Remove extra "This instance"
Should this be This instance "uses" ?
Why opensbiSBI? Shouldn't this be just openSBI?
Remove extra "This instance"
|
By
Sunil V L
·
#85443
·
|
|
Re: [PATCH 73/79] RiscVPkg: Address Core CI ECC errors.
Any reason to have new GUID?
I think space is required between multi line help string. Same comment
for other places.
Should this Hertz instead of Herz?
Regards
Sunil
Any reason to have new GUID?
I think space is required between multi line help string. Same comment
for other places.
Should this Hertz instead of Herz?
Regards
Sunil
|
By
Sunil V L
·
#85442
·
|
|
Re: [PATCH 68/79] RiscVPlatformVPkg: Address Core CI Spelling errors.
belone -> belongs?
find -> finds
Regards
Sunil
belone -> belongs?
find -> finds
Regards
Sunil
|
By
Sunil V L
·
#85441
·
|
|
Re: [PATCH 67/79] RiscVPlatformPkg: Address Core CI ECC errors.
The comment should be size instead of base address. Also, better to be
consistent to use EDK2 OpenSBI or just OpenSBI.
This is not Root Firmware Domain, correct? Should it be explicit to
The comment should be size instead of base address. Also, better to be
consistent to use EDK2 OpenSBI or just OpenSBI.
This is not Root Firmware Domain, correct? Should it be explicit to
|
By
Sunil V L
·
#85440
·
|
|
Re: [PATCH 65/79] RiscVPkg/PlatformPei: Fix the build error
Update the comment to remove U5?
Regards
Sunil
Update the comment to remove U5?
Regards
Sunil
|
By
Sunil V L
·
#85439
·
|
|
Re: [PATCH 63/79] RiscVPkg: Rename ProcessorPkg to RiscVPkg
Is there a reason not to remove this?
Regards
Sunil
Is there a reason not to remove this?
Regards
Sunil
|
By
Sunil V L
·
#85438
·
|
|
[PATCH] MdeModulePkg\CoreDxe: Allow DXE Drivers to use untested memory
REF: https://https://bugzilla.tianocore.org/show_bug.cgi?id=3795
CC: Dandan Bi <dandan.bi@...>
CC: Liming Gao <gaoliming@...>
Updated CoreInternalAllocatePages() to call
REF: https://https://bugzilla.tianocore.org/show_bug.cgi?id=3795
CC: Dandan Bi <dandan.bi@...>
CC: Liming Gao <gaoliming@...>
Updated CoreInternalAllocatePages() to call
|
By
Stacy Howell <stacy.howell@...>
·
#85437
·
|
|
[PATCH] OvmfPkg/ResetVector: Removing SEV-ES CPUID bit check
The SEV-ES bit of Fn800-001F[EAX] - Bit 3 is used for a host to
determine support for running SEV-ES guests. It should not be checked by
a guest to determine if it is running under SEV-ES. The guest
The SEV-ES bit of Fn800-001F[EAX] - Bit 3 is used for a host to
determine support for running SEV-ES guests. It should not be checked by
a guest to determine if it is running under SEV-ES. The guest
|
By
Peter Gonda
·
#85436
·
|
|
[PATCH] Wiki: Add optional steps for developer to run CI test before sending
Cc: Liming Gao <gaoliming@...>
Signed-off-by: Zhiguang Liu <zhiguang.liu@...>
---
EDK-II-Development-Process.md | 60 +++++++++++++++++++++++++++++++++++++++=
++++++---------------
1
Cc: Liming Gao <gaoliming@...>
Signed-off-by: Zhiguang Liu <zhiguang.liu@...>
---
EDK-II-Development-Process.md | 60 +++++++++++++++++++++++++++++++++++++++=
++++++---------------
1
|
By
Zhiguang Liu
·
#85435
·
|
|
Re: EFI shell with microvm
Hi Gerd, What do you mean "the patch series"? Is this one? https://edk2.groups.io/g/devel/message/83488
It is still in review and hasn't been merged.
Yes, we use CSM_ENABLE to switch the lapic timer
Hi Gerd, What do you mean "the patch series"? Is this one? https://edk2.groups.io/g/devel/message/83488
It is still in review and hasn't been merged.
Yes, we use CSM_ENABLE to switch the lapic timer
|
By
Min Xu
·
#85434
·
|