|
Re: [PATCH v1] ArmPkg/ArmPkg.dec: New pcd defined for GICv3 ITS
Hi Ard,
Thanks for your comments.
Please ignore this edk2 patch as i have now localised the new pcd
creation and reference within SbsaQemu of edk2-platform.
The edk2-platform patchset has been
Hi Ard,
Thanks for your comments.
Please ignore this edk2 patch as i have now localised the new pcd
creation and reference within SbsaQemu of edk2-platform.
The edk2-platform patchset has been
|
By
Shashi Mallela
·
#72694
·
|
|
[PATCH v1 2/2] Silicon/Qemu: Update MADT with GICv3 ITS info
For Qemu sbsa-ref platforms,to enable detection of GICv3 Interrupt
Translation Service capability in the ACPI MADT,the GIC ITS structure
is created with the relevant values for each of its
For Qemu sbsa-ref platforms,to enable detection of GICv3 Interrupt
Translation Service capability in the ACPI MADT,the GIC ITS structure
is created with the relevant values for each of its
|
By
Shashi Mallela
·
#72693
·
|
|
[PATCH v1 1/2] Platform/Qemu/SbsaQemu/SbsaQemu.dsc: define GICv3 ITS base address
Define new pcd setting for specifying the base address of GICv3
Interrupt Translation Service.For Qemu sbsa-ref platforms,this
enables the detection of GIC ITS capability within the GIC ITS
structure
Define new pcd setting for specifying the base address of GICv3
Interrupt Translation Service.For Qemu sbsa-ref platforms,this
enables the detection of GIC ITS capability within the GIC ITS
structure
|
By
Shashi Mallela
·
#72692
·
|
|
[PATCH v1 0/2] Add GIC ITS entry to MADT
This patchset implements ACPI MADT functionality extension to include
the GICv3 ITS functionality. This enables devices to use message
signalled LPI interrupts in addition to SPIs,PPIs supported on
This patchset implements ACPI MADT functionality extension to include
the GICv3 ITS functionality. This enables devices to use message
signalled LPI interrupts in addition to SPIs,PPIs supported on
|
By
Shashi Mallela
·
#72691
·
|
|
[edk2-platforms][PATCH 1/1] Silicon/Broadcom/Bcm27xx: Allow more than one device on pcie busses >1
There is only a single pcie port on the bcm2711 so limiting the number of
devices to 1 worked as long as there is no way to add a pcie switch.
On the compute module 4 it is possible to add a pcie
There is only a single pcie port on the bcm2711 so limiting the number of
devices to 1 worked as long as there is no way to add a pcie switch.
On the compute module 4 it is possible to add a pcie
|
By
René Treffer <treffer+groups.io@...>
·
#72690
·
|
|
Re: Conflicting virtual addresses causing Runtime Services issues
Thanks for inviting me to this party!
So the tl;dr here is that some points get converted twice, which
usually is not a problem because the virtual address resulting from
the conversion is rarely
Thanks for inviting me to this party!
So the tl;dr here is that some points get converted twice, which
usually is not a problem because the virtual address resulting from
the conversion is rarely
|
By
Ard Biesheuvel
·
#72689
·
|
|
Re: Conflicting virtual addresses causing Runtime Services issues
Adding Ard and Leif, comments below:
[...]
[...]
Confirmed.
I had to write some elaborate debug patches for determining this,
because in ArmVirtQemu, I cannot produce DEBUG output from
Adding Ard and Leif, comments below:
[...]
[...]
Confirmed.
I had to write some elaborate debug patches for determining this,
because in ArmVirtQemu, I cannot produce DEBUG output from
|
By
Laszlo Ersek
·
#72688
·
|
|
Re: [edk2-platforms][PATCH 1/1] Platform/RaspberryPi: Fix dwc2 reset on raspberry pi boards
Thanks for the patch!
+ Andrei and Jeremey for review
I think this may be a side effect of https://github.com/tianocore/edk2-platforms/commit/f8958b86e8863432b815a132a0f0fe82950c6dd1
Previously,
Thanks for the patch!
+ Andrei and Jeremey for review
I think this may be a side effect of https://github.com/tianocore/edk2-platforms/commit/f8958b86e8863432b815a132a0f0fe82950c6dd1
Previously,
|
By
Samer El-Haj-Mahmoud
·
#72687
·
|
|
Re: [PATCH v1] ArmPkg/ArmPkg.dec: New pcd defined for GICv3 ITS
Hello Shashi,
This does not explain why the PCD in question should be defined in
ArmPkg. UEFI itself does not use interrupts other than the timer one
in the first place, so ITS, LPI, MSI etc are also
Hello Shashi,
This does not explain why the PCD in question should be defined in
ArmPkg. UEFI itself does not use interrupts other than the timer one
in the first place, so ITS, LPI, MSI etc are also
|
By
Ard Biesheuvel
·
#72686
·
|
|
[PATCH v1] ArmPkg/ArmPkg.dec: New pcd defined for GICv3 ITS
To enable detection of GICv3 Interrupt Translation Service capability
in the ACPI MADT,a new pcd setting has been created in edk2.This pcd
setting would be referenced by edk2-platform code to
To enable detection of GICv3 Interrupt Translation Service capability
in the ACPI MADT,a new pcd setting has been created in edk2.This pcd
setting would be referenced by edk2-platform code to
|
By
Shashi Mallela
·
#72685
·
|
|
[PATCH v1 2/2] Silicon/Qemu: Update MADT with GICv3 ITS info
For Qemu sbsa-ref platforms,to enable detection of GICv3 Interrupt
Translation Service capability in the ACPI MADT,the GIC ITS structure
is created with the relevant values for each of its
For Qemu sbsa-ref platforms,to enable detection of GICv3 Interrupt
Translation Service capability in the ACPI MADT,the GIC ITS structure
is created with the relevant values for each of its
|
By
Shashi Mallela
·
#72684
·
|
|
[PATCH v1 1/2] Platform/Qemu/SbsaQemu/SbsaQemu.dsc: define GICv3 ITS base address
Update the new pcd setting (defined in edk2 ArmPkg) with the base
address of GICv3 Interrupt Translation Service.For Qemu sbsa-ref
platforms,this enables the detection of GIC ITS capability within
the
Update the new pcd setting (defined in edk2 ArmPkg) with the base
address of GICv3 Interrupt Translation Service.For Qemu sbsa-ref
platforms,this enables the detection of GIC ITS capability within
the
|
By
Shashi Mallela
·
#72683
·
|
|
[PATCH v1 0/2] Add GIC ITS entry to MADT
This patchset implements ACPI MADT functionality extension to include
the GICv3 ITS functionality. This enables devices to use message
signalled LPI interrupts in addition to SPIs,PPIs supported on
This patchset implements ACPI MADT functionality extension to include
the GICv3 ITS functionality. This enables devices to use message
signalled LPI interrupts in addition to SPIs,PPIs supported on
|
By
Shashi Mallela
·
#72682
·
|
|
Re: [edk2-platforms] [PATCH v1 0/9] IpmiFeaturePkg: Add IPMI transport drivers
Overall structure looks good. For the series:
Reviewed-by: Sai Chaganty <rangasai.v.chaganty@...>
There are few, rather general comments which I think can be queued up as on-going improvement
Overall structure looks good. For the series:
Reviewed-by: Sai Chaganty <rangasai.v.chaganty@...>
There are few, rather general comments which I think can be queued up as on-going improvement
|
By
Chaganty, Rangasai V
·
#72681
·
|
|
Re: [PATCH 1/3 v6] Drivers/OpTeeRpmb: Add an OP-TEE backed RPMB driver
Hi,
CIL...
Just to second Ilias's explanation above...
The plan is to incorporate the ABIs to get and set memory attributes into the
FF-A v1.1 specification. This way, the memory manager service
Hi,
CIL...
Just to second Ilias's explanation above...
The plan is to incorporate the ABIs to get and set memory attributes into the
FF-A v1.1 specification. This way, the memory manager service
|
By
Achin Gupta <achin.gupta@...>
·
#72680
·
|
|
Re: [PATCH] Platform/RaspberryPi: Dynamically build UARTs info in ACPI
I think it's better to do the pin muxing in ConfigDxe, depending on which UART is free to be used for Bluetooth.
I think it's better to do the pin muxing in ConfigDxe, depending on which UART is free to be used for Bluetooth.
|
By
Mario Bălănică
·
#72679
·
|
|
How does EDK2 detect virtio-blk-pci device as a boot device
Hello, I am using EDK2 OvmfPkgX64 at commit 37568365, and have a problem. The following is the detail.
The Image disk that I use has EFI system partition, and is configured as a virtio-blk-pci
Hello, I am using EDK2 OvmfPkgX64 at commit 37568365, and have a problem. The following is the detail.
The Image disk that I use has EFI system partition, and is configured as a virtio-blk-pci
|
By
Xiaohe Yang <xh_young@...>
·
#72678
·
|
|
Help/Advice needed to Dump display MMIO registers from EFI Shell
Hi All,
Could dump graphics display registers from OS with intel_gpu_tools, but not from EFI Shell
https://01.org/sites/default/files/documentation/intel_os_gfx_prm_vol10_-_display_0.pdf
Interested to
Hi All,
Could dump graphics display registers from OS with intel_gpu_tools, but not from EFI Shell
https://01.org/sites/default/files/documentation/intel_os_gfx_prm_vol10_-_display_0.pdf
Interested to
|
By
Rao G
·
#72677
·
|
|
[edk2-platforms][PATCH 1/1] Platform/RaspberryPi: Fix dwc2 reset on raspberry pi boards
DwHcReset expects attributes as the second argument. A reset is
performed if the passed attribute is valid. However 0 is not a valid
attribute and will thus never cause a controller reset.
Passing
DwHcReset expects attributes as the second argument. A reset is
performed if the passed attribute is valid. However 0 is not a valid
attribute and will thus never cause a controller reset.
Passing
|
By
treffer+groups.io@...
·
#72676
·
|
|
GSoC 2021
Hey everyone! My name is Kaaira Gupta. I am a junior at IIT Roorkee, India. I am experienced in C, C++ and Linux kernel. I have gone through the ideas list and I find the idea of building MinPlatform
Hey everyone! My name is Kaaira Gupta. I am a junior at IIT Roorkee, India. I am experienced in C, C++ and Linux kernel. I have gone through the ideas list and I find the idea of building MinPlatform
|
By
KAAIRA GUPTA
·
#72675
·
|